RF & MICROWAVE ENGINEERING · IIT BOMBAY

Hi, I’m Hemraj Meena.

RF & microwave engineering, from design to Real-World Applications.

I’m a final-year B.Tech. + M.Tech. Dual Degree student in Electrical Engineering at IIT Bombay. I’m interested in RF and microwave engineering, antenna design, and electromagnetic simulation. My research includes GNSS antennas, circular polarization, and artificial magnetic conductor reflectors.

View research View resume
RF · MICROWAVE · ANTENNAS · EM SIMULATIONDUAL DEGREE · 2027
RF / ELECTROMAGNETICSILLUSTRATION
Conceptual RF illustration showing an antenna radiation pattern on a polar field grid; not a simulation result
ANTENNA DESIGN · RF ENGINEERING↗
03Documented RF / antenna
research studies
07Selected design
projects
2027Expected dual-degree
graduation
FOCUS AREAS

RF & Microwave Engineering
Antenna Design
Electromagnetic Simulation

01 / ABOUT

BACKGROUND

Engineering, from first principles to final results.

I'm a final-year B.Tech. + M.Tech. Dual Degree student in Electrical Engineering at the Indian Institute of Technology Bombay, specializing in Integrated Circuit and Systems.

My research involves antenna design, impedance matching, circular polarization, and full-wave EM simulation. I evaluate designs using S-parameters, axial ratio, gain, and radiation patterns. I have also worked on microwave circuits, analog ICs, and digital hardware.

EDUCATIONIIT Bombay · Electrical Engineering
SPECIALIZATIONIntegrated Circuit and Systems
PROGRAMDual Degree · Expected 2027
Hemraj Meena
Hemraj MeenaElectrical Engineering · IIT Bombay
02 / ANTENNA RESEARCH

GNSS · L-BAND · ARTIFICIAL MAGNETIC CONDUCTORS

RF research, backed by simulation.

I design and compare antenna configurations in ANSYS HFSS, focusing on gain, axial ratio, impedance matching and reflector geometry.

CURRENT WORK · DDP-1FEATURED RESEARCH / 2026

DUAL DEGREE PROJECT — GNSS ANTENNAS

A Compact Circularly Polarized Filtering Antenna Using AMC for GNSS Applications

Designing an L-band crossed bow-tie antenna backed by an artificial magnetic conductor (AMC), aiming to combine circular polarization, low profile, high gain, and out-of-band radiation suppression. The project explores reflection-phase engineering, antenna–reflector spacing, and the tradeoff between axial ratio and filtering performance.

ANSYS HFSSGNSS / L-BANDCP ANTENNASAMCFULL-WAVE EM
Isometric HFSS view showing crossed bow-tie dipole on top of a periodic AMC reflector
Crossed bow-tie dipole integrated with a 5 × 5 AMC reflector · HFSS model
9.55 dBiPeak simulated gain (DDP-1 summary)
33.4%3-dB axial-ratio bandwidth (simulation)
≈30 mmAMC-backed antenna profile

Simulation evidence

CLICK ANY FIGURE TO ENLARGE
HFSS reflection coefficient showing the minus-10-dB crossings near 0.93 and 1.89 GHz for the approximately 30 mm AMC-backed design
Impedance matchingSimulated S11 for the ~30 mm iteration
Simulated axial ratio curve with 3 dB crossings near 1.277 and 1.789 GHz
Circular polarization3-dB AR region: approx. 1.277–1.789 GHz
HFSS gain plot for the 30 mm iteration showing an upper-band radiation null near 1.58 GHz
Upper-band rejection~18 dB suppression shown for the 30 mm iteration
Explore the design iterations and tradeoffs

What the simulations reveal

The 36 mm AMC-backed iteration shows an upper-band radiation null with approximately 29 dB gain suppression; reducing the profile to ~30 mm changes the rejection and axial-ratio response. I compared different reflector gaps to understand those sensitivities, rather than treating one performance number as representative of every geometry.

Still in progress: improving lower-side out-of-band suppression while retaining circular-polarization coverage. These are simulation results, not measured fabricated-antenna data.

Simulated gain plot for 36 mm antenna variant showing about 29 dB upper-band suppression
36 mm variant · upper-band radiation null
HFSS comparison of gain as AMC air gap is varied
Gain sensitivity to AMC air gap

Simulation results are shown for distinct antenna iterations; figures from the 30 mm and 36 mm designs should not be interpreted as results from a single configuration. No fabricated-antenna measurements are claimed.

ONGOING · RESEARCH02 / 03

Low-Profile L-Band CP Antenna for SATCOM Applications

Investigating a cross-dipole bow-tie radiator on Rogers RO4003C and an AMC reflector for circular polarization and reduced antenna height.

34.97% simulated axial-ratio FBW<3 dB axial ratio
SATCOMRO4003CHFSS
SPRING 2026 · EE 69103 / 03

Cross-Dipole Antenna with AMC for L-Band Applications

Simulated PEC, grounded, and AMC-backed configurations with a 5 × 5 FR-4 unit-cell array, evaluating reflection phase, gain, matching, radiation patterns, and height.

8.69 dBi simulated gain25.5% lower height vs PEC
AMC DESIGNFR-4GNSS
03 / PROJECTS

RF / MICROWAVE · ANALOG · DIGITAL ENGINEERING

Selected projects.

Microwave circuit work first, followed by additional analog and digital hardware design experience.

03 RF / MICROWAVE
AUTUMN 2025RF

Dual-Band Wilkinson Power Divider

Designed a dual-band microstrip power divider for 2.4 and 4 GHz on FR-4, including circuit-parameter synthesis and EM verification in Keysight ADS.

2.4 / 4 GHz15% bandwidth per band
Implementation details
Used even-/odd-mode analysis to determine the circuit parameters, verified in TLIN, MLIN, and EM simulations, and generated a microstrip PCB layout with port assignments and S-parameter validation.
KEYSIGHT ADSMICROSTRIPS-PARAMETERS
ANALOG IC / 01OTA↗CMOS · CIRCUIT DESIGN
AUTUMN 2025ANALOG

Two-Stage OTA with Frequency Compensation

Designed a differential two-stage CMOS OTA in Cadence Virtuoso, then verified behavior across process corners and completed a full-custom layout with DRC/LVS and parasitic extraction.

54 dB gain126 MHz UGF64–68° phase margin
Implementation details
Achieved 114 V/µs slew rate and verified process-corner performance using Spectre, including AC, transient, and noise analysis. Full-custom layout area: 8.425 × 20.4 µm², with common-centroid matching and structured routing.
CADENCE VIRTUOSOSPECTRELAYOUT
DIGITAL / 024×4↗FUSED MULTIPLY-ADD
AUTUMN 2025DIGITAL

4 × 4 Matrix Fused Multiply-Add Accelerator

Designed a four-stage pipelined FMA for matrix operation (A × B) + C with 16-bit arithmetic, saturation-based overflow handling, and a complete RTL-to-physical-design flow.

100 MHz4 cycles latency28.78 mW
Implementation details
Implemented input registration, parallel matrix multiplication, accumulation, and saturation stages. Reported throughput of one matrix operation per clock cycle, 2.496 ns setup slack, 0.008 ns hold slack, and area of 177,296.76 µm² after routing.
RTLPIPELININGPHYSICAL DESIGN
04 HARDWARE / INSTRUMENTATION
SPRING 2025ANALOG

Handheld Metal Detector & Rebar Locator

Built a low-power eddy-current metal detector with analog signal conditioning, threshold detection, and a compact PCB prototype with buzzer feedback.

3 kHz analog signal chainPCB prototype
Implementation details
Designed a Wien-bridge oscillator, MOSFET current driver, transmit/receive coils, INA128 instrumentation amplifier, band-pass filter, and Zener-diode threshold detector. Optimized for low cost and operation without a microcontroller or display.
ANALOG CIRCUITSPCBEDDY CURRENT
05 DIGITAL / ARCHITECTURE
SPRING 2026DIGITAL

Packet-Level Round-Robin Switch

Designed packet-level arbitration and switching logic for two 2 × 2 switch architectures, using queue-based routing and handshake-verified RTL simulation.

2 × 2 switchPacket-level arbitration
Implementation details
Built arbiter and mux/demux finite-state machines with counters, ensuring packet transfers complete before switching. Implemented round-robin priority updates to prevent starvation and verified correctness using an AHIR testbench and GHDL.
VHDLFSMGHDL
06 DIGITAL / PROCESSOR
SPRING 2024DIGITAL

16-Bit RISC Processor Design

Designed a multicycle datapath and FSM-based control unit in VHDL for the IITB-RISC educational instruction set.

16-bit architecture17 instructions
Implementation details
Modeled the datapath structurally, developed a behavioral FSM controller, and performed RTL simulation for operations including conditional, immediate, and branch instructions.
VHDLPROCESSOR DESIGNRTL SIMULATION
07 ANALOG / BIOMEDICAL
SPRING 2024ANALOG

ECG Amplifier Circuit

Developed an ECG amplifier circuit from scratch, emphasizing signal capture, filtering, interference mitigation, and robust analog implementation.

Implementation details
Integrated right-leg drive circuitry and notch filtering for noise suppression, collaborated on debugging and optimization, and focused on improving circuit robustness and signal quality.
AMPLIFIERSFILTERINGECG

More detailed design notes, simulations and schematics are available for selected projects.

04 / COURSEWORK

RF & ANTENNA FOUNDATIONS

Relevant coursework.

A focus on electromagnetics, antennas and microwave engineering, supported by signal processing, circuits and mathematics.

CORE RF / ANTENNA SUBJECTS FOCUS AREA
RF / 01

Electromagnetic Waves

EM FUNDAMENTALS
RF / 02

Advanced Antennas

ANTENNA DESIGN
RF / 03

Microwave Integrated Circuits

EE 611 · MICROWAVE DESIGN
RF / 04

Radiating Systems

ANTENNA FUNDAMENTALS

Supporting RF & signal-processing coursework

Communication SystemsSignal ProcessingDigital Signal ProcessingElectronic DevicesCMOS Analog VLSI DesignControl Systems

Other electrical engineering coursework

VLSI DesignMicroprocessorsAlgorithmic Design of Digital SystemsTesting & Verification of VLSI CircuitsIntroduction to MEMSTopics in Cryptology
Mathematics & computing foundation
Calculus I & IILinear AlgebraDifferential EquationsComplex AnalysisProbability & Random ProcessesWaveletsFundamentals of Digital Image ProcessingIntroduction to Data Science & Machine Learning
05 / TOOLKIT

TOOLS & FOUNDATIONS

Tools I use for design & validation.

01

RF & Electromagnetics

ANSYS HFSS · Keysight ADS · Antenna Design · AMC Unit Cells · S-Parameters · Reflection Phase · Axial Ratio · Radiation Patterns

02

Analog & VLSI

Cadence Virtuoso · LTspice · Analog Circuit Design · Layout

03

RTL & Digital Design

Verilog · VHDL · RTL Simulation · FSMs · Pipelined Architectures · Quartus Prime

04

Programming & Design

AutoCAD · Autodesk Fusion 360 · C/C++ · R · HTML · LaTeX · KiCad · Git

06 / EXPERIENCE

BEYOND THE PROJECT BENCH

Teaching, teamwork & leadership.

ONGOING

Teaching Assistant — EE 611

Microwave Integrated Circuits · IIT Bombay

Assist with student queries, course logistics, and the smooth conduct of the course under Prof. Jayanta Mukherjee.

LEADERSHIP

Sports & Team Leadership

Captained school football and kabaddi teams; earned gold at zonal and bronze at district level in football. Completed a year-long NCC cadet program with 2 MAH ENGR REGT NCC, IIT Bombay.

SERVICE

Community Initiatives

Participated in Pulse Polio Abhiyaan campaigns and community clothing and food collection drives, including contributions through Anubhuti.

07 / LET'S CONNECT

Interested in RF or microwave engineering? Let's connect.

I'm open to opportunities in antenna design, RF and microwave engineering, electromagnetic simulation, and RF hardware. Feel free to reach out by email or LinkedIn, or take a look at my resume.

Email me LinkedIn View resume